(1) Can demonstrate: and, or, NAND gate, NOR gate logic relations. (2) Can demonstrate and gate and non-gate combines as NAND logic relations, the or gate and non- gate combines as NOR gate logic relations. (3) The input and output has the logical state instruction, three-state logic state. (4) When two logical gate combinations, between two gates also has the logical condition instruction.